 |
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
| Datasheet File OCR Text: |
| A DESCRIPTION The AWT921 is a monolithic amplifier for use in communication systems that require high gain and output intercept point. This device has been specifically designed for multi carrier and micro cell base station applications. FEATURES l High output power levels l High Efficiency l True Surface Mount Package with Integrated Heat Slug l Internal Bias Circuit Requiring Nominal Input Voltages +10% l Low Cost l Off Chip Output Matching Circuit Allows Application Optimization AWT921S11 Integrated High Power Amp 900 MHz Advanced Product information Rev. 6 S11 SSOP-28 Wide Body 28 Pin Wide Body w/ Heat Slug ABSOLUTE MAXIMUM RATINGS PIN 2 3 4,5 8,9 SIGNAL VDD RFIN VD1 VD2 MAX RATING +7VDC +20 dBm +10 VDC +10 VDC PIN 11 12 18,19,20,21,22,23,24,25 SIGNAL VREF VSS VD3 MAX RATING +7 VDC -7 VDC +10 VDC Operating Temperature: -30 to + 85o C Storage Temperature: -55 to + 100o C ELECTRICAL SPECIFICATIONS: (1) PARAMETER Frequency Power Output Power Added Efficiency Gain @ POUT = +39 dBm @ POUT = +30 dBm (3) Harmonics 2nd 3rd 4th Stability: - 60 dBc all spurious outputs relative to desired signal Bias supply currents SYMBOL fo POUT Eff PG MIN 925 TYP + 39 40 29 30 37 47 50 3:1 8 1.2 8 100 250 200 4.5 AWT921S11 Advanced Product Information - Rev. 6 (Pin +12 dBm, fo = 925-960 MHz, VDS1 = VDS2 = VDS3 = 8.5V, VSS = - 3V,VREF=+5V,VDD=+5V,Tc=25C, 50W System (2) MAX 960 - UNITS MHz dBm % dB - - dBc VSWR load, all phase angles mA mA mA mA mA mA dB dB dB C/W ISS IREF IDD IDQ1 IDQ2 IDQ3 - - - Quiescent Currents 10 Input Return Loss Gain Flatness vs. Frequency @ Pout = +39 dBm @ Pout = +30 dBm 4 Thermal Resistance - PG - 0.5 0.5 - NOTES: 1: As measured in ANADIGICS test fixture, see application section 2: 50W Measurement system after off chip matching circuit, input terminated in 50W 3: Measured at Pout =+ 39 dBm 4: Thermal resistance for junction to bottom of slug. Qjc= (Tj-Tc)/((ID1+ID2 +ID3)*VSUP - POUT) CHARACTERIZATION DATA (1) Conditions unless otherwise stated (Pin +12 dBm, fo = 925-960 MHz, VDS1 = VDS2 = VDS3 = 8.5V, VSS = - 3V, VREF = +5V, VDD =+ 5 V, Tc=25C, 50 W system (2)) Pout & Eff vs. Pin 40 Pout (dBm) 38 36 34 32 30 0 2 4 68 Pin (dBm) 100 90 80 70 60 50 40 30 20 10 0 10 12 14 43 42 41 40 39 38 37 36 35 920 Pout & Eff vs. Frequency 60 40 30 20 10 930 940 950 Freq (MHz) 0 960 Padd Eff (%) 50 Padd Eff (%) Pout Eff Pout (dBm) Pout Eff A 2 AWT921S11 Advanced Product Information - Rev. 6 Pout vs. Supply Voltage 41 40 Pout (dBm) 39 38 37 36 35 5 6 7 8 9 Vsup (V) 10 11 Pout Idq3 (mA) 120 100 80 60 40 20 0 0 2 Idq3 vs Vdd AWT921S11 4 Vdd (Volts) 6 8 ADC ADC ADC Idq3 vs Vref 600 500 Idq3 (mA) 400 300 200 100 0 0 2 4 6 Vref (Volts) 8 Rref=1.5 K Idq3 (mA) 500 450 400 350 300 250 200 150 100 -7 -6 Idq3 vs Vss Rref=3 K Rref=6 K -5 -4 Vss (Volts) -3 -2 Notes: 1: As measured in ANADIGICS test fixture, see application section 2: 50W Measurement system after off chip matching circuit, input terminated in 50W CHARACTERIZATION DATA: (1) Conditions unless otherwise stated (Pin +12 dBm, fo = 925-960 MHz, VDS1 = VDS2 = VDS3 = 8.5V, VSS = - 3V, VREF = + 5V, VDD =+ 5V, Tc=25OC, 50W system) (2) Bias Ckt Gain vs Vref Bias Ckt Current Gain 120 115 Iq3 (mA) Iq3 & Iref vs Temperature 400 350 300 250 200 150 1.3 1.25 Iref (mA) 1.2 1.15 1.1 1.05 Iq3 Iref 110 105 100 95 90 2 3 4 5 6 Vref (Volts) 7 8 Idq3/Iref 100 1 -40 -20 0 20 40 60 80 100 Temperature (C) A 3 AWT921S11 Advanced Product Information - Rev. 6 Pout,PG,& Eff vs Temperature Pout (dBm) & SS Gain (dB) 40 43 39 41 38 37 39 36 37 35 34 35 33 32 33 -40 -20 0 20 40 60 80 100 Temperature (C) Pout Eff SS PG S 1 1 R E V E R S E R E F L E C T IO N IM P E D A N C E 1 .5 2 1 CH 4 S11 REFER ENC E PLANE 9 .0 8 2 1 c m MARKER 0 .9 5 7 5 0 0 7 .0 7 4 1 3 1 .9 0 1 000 G H z 6 j TO TO MAX M IN Eff (%) Load + 3.7 + 3.9 j Output Load Impedance as seen by the device .2 5 .2 .5 2 1 2 5 0 -.2 MARKER MARKER 2 -5 3 4 4 3 -.5 -1 -2 0 .0 9 8 1 2 5 0 0 0 G H z 3 6 .9 1 9 -1 3 .5 0 1 j 1 .9 2 0 0 0 0 0 0 0 G H z 1 1 .4 4 6 -1 1 1 .6 4 1 j 2 .8 0 0 0 0 0 0 0 0 G H z 3 .1 3 3 -2 4 .5 5 0 j 0 .0 5 0 0 0 0 0 0 0 - 2 .8 0 0 0 0 0 0 0 0 G H z MARKER READOUT F U N C T IO N S Impedance as seen by VDS1 S 1 1 R E V E R S E R E F L E C T IO N IM P E D A N C E 1 2 1 CH 4 - S11 S 2 2 R E V E R S E R E F L E C T IO N IM P E D A N C E 1 .5 3 2 4 .5 REFER EN CE PLANE 9 .0 8 2 1 c m MARKER 1 0 .9 5 7 5 0 0 0 0 0 G H z 7 .6 5 9 1 6 1 .1 8 1 j 5 M ARKER TO M ARKER TO 2 0 .0 9 8 1 2 5 0 3 7 .2 3 7 -1 1 .8 1 7 1 .9 2 0 0 0 0 0 1 3 .3 0 8 -1 7 1 .1 2 6 2 .8 0 0 0 0 0 0 4 .4 6 6 -6 0 .0 4 4 3 3 .2 TRACE M EM ORY D IS K O P E R A T IO N S CHANNEL4 5 MAX M IN 0 -.2 .2 .5 2 1 2 5 .2 SAVE MEMORY T O H A R D D IS K SAVE MEMORY T O F L O P P Y D IS K -5 4 0 1 .2 .5 1 2 5 -.5 -1 4 -2 00 G H z j 00 G H z j 00 G H z j -.2 -5 R EC ALL M EM O R Y F R O M H A R D D IS K R EC ALL M EM 0O R Y F R O M F L O P P Y D IS K 0 . 0 5 0 0 0 0 0 0 0 -2 . 8 0 0 0 0 0 0 0 0 G H z MARKER READOUT F U N C T IO N S -.5 -1 -2 PRESS Impedance as seen VDS2 0 .0 5 0 0 0 0 0 0 0 - 2 .8 0 0 0 0 0 0 0 0 G H z Output Impedance as seen by VDS3 A 4 PACKAGE OUTLINE DRAWING D AWT921S11 Advanced Product Information - Rev. 6 C T L LE H E A T S IN K SLU G S E ADC h A A a 2 A 1 e SYMBOL A INCHES MIN. 0.087 0.000 0.087 0.008 0.007 0.400 0.292 0.025 0.410 0.018 0.034 0.84 0 0.139 0.349 8 0.141 0.351 MAX. 0.093 0.004 0.089 0.012 0.009 0.408 0.296 BSC 0.418 0.024 0.038 MILLIMETERS MIN. 2.21 0.00 2.21 0.36 0.18 10.16 7.42 0.64 10.41 0.48 0.86 1.37 0 3.54 8.86 8 3.55 8.92 MAX. 2.36 0.10 2.25 0.46 0.25 10.36 7.52 BSC 40.62 0.61 0.97 NOTE Notes: 1. Controlling dimensions : inches. 2. Dimension d does not include mold flash, protrusions or gate burrs. Mold flash, protrusions and gate burrs shall not exceed 0.006 (0.16mm). 3. Dimension e does not include inter-lead or protrusions. Inter-lead flash and protrusions shall not exceed 0.010 (0.25mm) per side. 4. Maximum lead twist/skew to be 0.002 (0.05mm). 5. Mold flash shall not extend more than 0.010 (0.25mm) on any edge of heat slug. A1 A2 B C D E e H h L LE a S T 2 2 4 5 5 ANADIGICS, Inc. 35 Technology Drive Warren, New Jersey 07059 Tel: (908) 668-5000 / Fax: (908) 668-5132 Email: Mkg@anadigics.com www.anadigics.com IMPORTANT NOTICE ANADIGICS, Inc. reserves the right to make changes to its products or discontinue any product at any time without notice. The Advanced Product data sheets and product specifications contained in this data sheet are subject to change prior to a products formal introduction. The information in this data sheet has been carefully checked and is assumed to be reliable. However, ANADIGICS assumes no responsibility for inaccuracies. ANADIGICS strongly urges customers to verify that the information they are using is current before placing orders. WARNING ANADIGICS products are not intended for use in life support appliances, device, or systems. Use of an ANADIGICS product in any such application without written consent is prohibited. A 5 |
Price & Availability of AWT921S11
 |
|
|
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
| [Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
|
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |